

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 11-163062

(43)Date of publication of application : 18.06.1999

(51)Int.Cl.

H01L 21/66
G01R 31/28

(21)Application number : 09-325938

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 27.11.1997


(72)Inventor : SUZUKI SHINICHI

(54) SEMICONDUCTOR DEVICE AND METHOD OF TESTING WAFER

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a semiconductor device capable of executing the wafer test at a high speed.

SOLUTION: Chips 4 on a wafer 2 are wired by utilizing wirings formed on a dicing line 10. The wiring is made every unit of specified no. of chips arranged e.g. like a matrix. For testing the wafer, the wired chips are tested in parallel or with electrically scanning the wired chips.



LEGAL STATUS

[Date of request for examination] 26.09.2000

[Date of sending the examiner's decision of rejection] 30.07.2002

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's
decision of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office